### **REMARKS**

Claims 1-20 are pending in the present application. Claims 1, 2, 4, 7, 8, 10, 13-16 and 18 have been amended.

# Priority Under 35 U.S.C. 119

A certified copy of Japanese Priority Application No. 2002-241371 has been filed concurrently herewith. The Examiner is respectfully requested to acknowledge receipt of the certified copy of the priority document, and to confirm that the Claim for Priority under 35 U.S.C. 119 is complete.

### **Information Disclosure Statements**

As indicated on the Information Disclosure Citation form PTO-A820 received along with the current Office Action dated August 31, 2006, Japanese Patent Publication No. 8-147458 and Japanese Patent Publication No. 2002-007110 have not been considered and cited of record. As further indicated, copies of these documents were not available for review by the Examiner.

Enclosed herewith is a copy of a dated, stamped postcard receipt provided as evidence that Japanese Patent Publication Nos. 8-147458 and 2002-007110 were received by the U.S. Patent Office along with the Information Disclosure Statement filed on August 19, 2003. Also enclosed herewith for the Examiner's convenience are courtesy copies of Japanese Patent Publication Nos. 8-147458 and 2002-007110, and

a courtesy copy of the Information Disclosure Citation form listing the above noted

Japanese Patent Publications. The Examiner is respectfully requested to

acknowledge receipt of the Japanese Patent Publications, and to confirm that

these documents have been considered and will be cited of record in the present application.

### **Drawings**

Applicant notes the Examiner's acceptance of the drawings as filed along with the present application on August 19, 2003.

# Claim Rejections-35 U.S.C. 112

Claims 1-20 have been rejected under 35 U.S.C. 112, first paragraph, as allegedly failing to comply with the written description requirement. This rejection, insofar as it may pertain to the presently pending claims is traversed for the following reasons.

The arithmetic unit of claim 1 includes in combination among other features a combining circuit "for receiving an output data from the arithmetic logic unit and the register, and outputting data which is provided by replacing a part of the data read from the memory with said received output data". The arithmetic unit of claim 7 has been amended in a somewhat similar manner. Support for these features can be found on page 21, lines 10-20 of the specification as described with reference to Fig. 15.

Applicant thus respectfully submits that the subject matter of respective claims 1 and 7 is described in the specification in such a way as to reasonably convey that the inventor, at the time the application was filed, had possession of the claimed invention.

Applicant further respectfully submits that claims 1-12 are in compliance with 35 U.S.C. 112, first paragraph, and respectfully urges the Examiner to withdraw this rejection.

The arithmetic unit of claim 13 includes in combination among other features a combining circuit "for inserting unused data after data of a predetermined combination to makeup a bit shortage for subsequent data of a predetermined combination to start from a 0<sup>th</sup> or an 8<sup>th</sup> bit when data of the predetermined combination is narrower in width than 2<sup>n</sup> – bit". Support for these features can be found on page 20, lines 15-25 of the specification, which describes that non-arithmetic data is added to generate output data by combining circuit 29 of Fig. 1. It should be understood in view of the general description that the non-arithmetic data is unused in the arithmetic process executed by the arithmetic unit. Applicant respectfully submits that the subject matter of claim 13 is thus described in the specification in such a way as to reasonably convey that the inventor had possession of the claimed invention. Applicant therefore respectfully submits that claims 13-20 are in compliance with 35 U.S.C. 112, first paragraph, and respectfully urges the Examiner to withdraw this rejection for at least these reasons.

Claims 1-20 have been rejected under 35 U.S.C. 112, second paragraph, as being indefinite. As noted above, claims 1 and 7 have been amended to improve form.

Also, claim 13 should be found as descriptive in view of page 20, lines 15-20 of the

specification as noted above. Furthermore, claim 16 has been amended to improve antecedent. Applicant therefore respectfully submits that claims 1-20 are in compliance with 35 U.S.C. 112, second paragraph, and thus respectfully urges the Examiner to withdraw this rejection.

#### Conclusion

The Examiner is respectfully requested to reconsider and withdraw the corresponding rejections, and to pass the claims of the present application to issue, for at least the above reasons.

In the event that there are any outstanding matters remaining in the present application, please contact Andrew J. Telesz, Jr. (Reg. No. 33,581) at (571) 283-0720 in the Washington, D.C. area, to discuss these matters.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment for any additional fees that may be required, or credit any overpayment, to Deposit Account No. 50-0238.

Respectfully submitted,

**VOLENTINE FRANCOS & WHITT, P.L.L.C.** 

Andrew J. Telesz, Jr. Registration No. 33,581

One Freedom Square 11951 Freedom Drive, Suite 1260 Reston, Virginia 20190

Telephone No.: (571) 283-0720 Facsimile No.: (571) 283-0740

Enclosures: Copy of dated, stamped postcard receipt

Japanese Patent Publication No. 8-147458 Japanese Patent Publication No. 2002-7110

Copy of Information Disclosure Citation Form PTO-A820